HW: Find finer points to verify this simplest protocol?

Ready comes within 4 clock cycles.
Should not miss more than 2 write enables.

Write 'e' transactions or tests for the same.
Write formal verification properties.
Write VHDL or VERILOG testcases.

- Bharat Singh | rathorebharat