past present n future

Wednesday, November 15, 2006

Where an SOC consumes power?

Accurate power-analysis techniques support smart SOC-design choices

Using Dynamic and Static Power Rail Analysis to Maximize Results with Minimum Effort

Sequense power aware SoC design flow

Power Islands: The Evolving Topology of SoC Power Management

- Bharat Singh | rathorebharat
Posted by rathorebharat at 5:15 AM

No comments:

Post a Comment

Newer Post Older Post Home
Subscribe to: Post Comments (Atom)

Blog Archive

  • ►  2016 (35)
    • ►  October (8)
    • ►  September (7)
    • ►  August (3)
    • ►  July (3)
    • ►  June (3)
    • ►  May (4)
    • ►  April (3)
    • ►  March (3)
    • ►  January (1)
  • ►  2014 (2)
    • ►  November (1)
    • ►  July (1)
  • ►  2013 (5)
    • ►  October (1)
    • ►  September (1)
    • ►  August (1)
    • ►  July (2)
  • ►  2007 (18)
    • ►  May (4)
    • ►  April (1)
    • ►  March (1)
    • ►  February (1)
    • ►  January (11)
  • ▼  2006 (24)
    • ►  December (7)
    • ▼  November (16)
      • SD:Where British and French management differ?
      • SD:Does Science and Spirituality Converge at 'c' (...
      • HW: Remove a component or module from the chip hie...
      • SelfDev: Do you differentiate right and left brain?
      • HW: Find finer points to verify this simplest prot...
      • HW: Device best solution for 32bit and 64bit restr...
      • Where an SOC consumes power?
      • Algorithms used by BIST? Marching? Others?
      • Best book for Beginners for VHDL Verilog and Sysnt...
      • How to migrate from 'e' to SystemVerilog?
      • What are HDFR in memories? Uses?
      • [HW] What is meant by scrabling in memories?
      • What are ring osillators? Their Common Uses?
      • What are BFMs?
      • Difference between Testbench and Testcase?
      • Minimun circuit Disk rotation (Jerome).
    • ►  July (1)

Favourite Links

  • EDA: John Cooley: Tools, Reviews, Comparision
  • SW: Guru of the week (C++ topics)
  • HW: Phil Moorby:
  • Hardware Specification and Verification Home CIS 410/510
  • HW: Janick Bergeron

GMT + 5:30 : IST

Simple theme. Powered by Blogger.